

# A Formal Model of Cache Speculation Side-Channels

Catalin Marinas  
Arm Limited

---

MODULE *CacheSpecv1*

---

EXTENDS *Sequences, FiniteSets, TLC*

CONSTANTS

<i>REGS</i> ,	set of <i>CPU</i> registers (e.g. { <i>r1</i> , <i>r2</i> })
<i>LADDRS</i> ,	set of low memory addresses (e.g. { <i>l1</i> , <i>l2</i> })
<i>HADDRS</i> ,	set of high memory addresses (e.g. { <i>h1</i> , <i>h2</i> })
<i>DATA</i> ,	set of primitive data values (e.g. { <i>d1</i> , <i>d2</i> })
<i>MODE</i> ,	initial security/privilege mode ("low" or "high")
<i>LOG</i>	boolean: <i>CPU</i> instruction trace

ASSUME

$\wedge \textit{MODE} \in \{\text{"low"}, \text{"high"}\}$   
 $\wedge \textit{LOG} \in \text{BOOLEAN}$

$\textit{ADDRS} \triangleq \textit{LADDRS} \cup \textit{HADDRS}$

Zero data value (other than *ADDRS* or *DATA*)

$\textit{Zero} \triangleq \text{CHOOSE } \textit{val} : \textit{val} \notin \textit{ADDRS} \cup \textit{DATA}$

All values allowed in memory, registers

$\textit{VALUES} \triangleq \textit{ADDRS} \cup \textit{DATA} \cup \{\textit{Zero}\}$

Tables of operations (e.g. arithmetic) on addresses and data. This is a reduced set so that model checking is still possible

$\textit{optables} \triangleq \{l @ @ h : l \in [\textit{LADDRS} \times \textit{DATA} \rightarrow \textit{LADDRS}],$   
 $h \in [\textit{HADDRS} \times \textit{DATA} \rightarrow \textit{HADDRS}]\}$

*TLC* symmetry optimisations

$\textit{Perms} \triangleq$   
 $\textit{Permutations}(\textit{LADDRS}) \cup \textit{Permutations}(\textit{HADDRS}) \cup$   
 $\textit{Permutations}(\textit{REGS}) \cup \textit{Permutations}(\textit{DATA})$

---

MODULE *SimpleCPU*

---

Simple *CPU* implementation, no speculative execution

VARIABLES

<i>regs</i> ,	<i>CPU</i> registers
<i>mode</i> ,	security mode (low/high)
<i>mem</i> ,	maps addresses to <i>VALUES</i>
<i>cached</i>	maps addresses to cached state

$vars \triangleq \langle regs, mode, mem, cached \rangle$

$TypeOK \triangleq$   
 $\wedge regs \in [REGS \rightarrow VALUES]$   
 $\wedge mode \in \{ \text{"low"}, \text{"high"} \}$   
 $\wedge mem \in [ADDRES \rightarrow VALUES]$   
 $\wedge cached \in [ADDRES \rightarrow BOOLEAN ]$

True if the memory at the given address is accessible in the current mode

$AccessOK(addr) \triangleq$   
 IF  $mode = \text{"low"}$  THEN  $addr \in LADDRES$  ELSE  $addr \in ADDRES$

CPU instructions

Set a register to a value

$SET(reg, val) \triangleq$   
 $\wedge regs' = [regs \text{ EXCEPT } ![reg] = val]$   
 $\wedge \text{UNCHANGED } \langle mode, mem, cached \rangle$

Copy the value in a register to another register

$MOV(regt, regm) \triangleq$   
 $\wedge regs' = [regs \text{ EXCEPT } ![regt] = regs[regm]]$   
 $\wedge \text{UNCHANGED } \langle mode, mem, cached \rangle$

Load a value from memory at the address in  $regm$  and store it in  $regt$ . Only enabled if the access is permitted in the current mode

$LDR(regt, regm) \triangleq$   
 $\wedge \text{LET } addr \triangleq regs[regm]$   
 IN  $\wedge AccessOK(addr)$   
 $\wedge regs' = [regs \text{ EXCEPT } ![regt] = mem[addr]]$   
 $\wedge cached' = [cached \text{ EXCEPT } ![addr] = \text{TRUE}]$   
 $\wedge \text{UNCHANGED } \langle mode, mem \rangle$

Store the value in  $regt$  to memory at the address in  $regm$ . Only enabled if the access is permitted in the current mode

$STR(regt, regm) \triangleq$   
 $\wedge \text{LET } addr \triangleq regs[regm]$   
 IN  $\wedge AccessOK(addr)$   
 $\wedge mem' = [mem \text{ EXCEPT } ![addr] = regs[regt]]$   
 $\wedge cached' = [cached \text{ EXCEPT } ![addr] = \text{TRUE}]$   
 $\wedge \text{UNCHANGED } \langle regs, mode \rangle$

Operation on register values with result in a destination register

$OP(regt, regm, regn, optable) \triangleq$   
 $\wedge \text{LET } rm \triangleq regs[regm]$   
 $\quad rn \triangleq regs[regn]$   
 IN  $\wedge \langle rm, rn \rangle \in \text{DOMAIN } optable$

$$\wedge \text{regs}' = [\text{regs EXCEPT } ![\text{regt}] = \text{optable}[\langle \text{rm}, \text{rn} \rangle]] \\ \wedge \text{UNCHANGED } \langle \text{mode}, \text{mem}, \text{cached} \rangle$$

Switching security/privilege modes (e.g. system call and return)  
 $\text{HCALL} \triangleq$

$$\wedge \text{mode} = \text{"low"} \\ \wedge \text{mode}' = \text{"high"} \\ \wedge \text{UNCHANGED } \langle \text{regs}, \text{mem}, \text{cached} \rangle$$

$\text{LRET} \triangleq$

$$\wedge \text{mode} = \text{"high"} \\ \wedge \text{mode}' = \text{"low"} \\ \wedge \text{UNCHANGED } \langle \text{regs}, \text{mem}, \text{cached} \rangle$$

Execute/dispatch an instruction in the form  $\langle \text{"name"}, \text{arg1}, \text{arg2}, \dots \rangle$   
 $\text{Exec}(\text{inst}) \triangleq$

CASE	$\text{inst}[1] = \text{"set"}$	$\rightarrow \text{SET}(\text{inst}[2], \text{inst}[3])$
□	$\text{inst}[1] = \text{"mov"}$	$\rightarrow \text{MOV}(\text{inst}[2], \text{inst}[3])$
□	$\text{inst}[1] = \text{"ldr"}$	$\rightarrow \text{LDR}(\text{inst}[2], \text{inst}[3])$
□	$\text{inst}[1] = \text{"str"}$	$\rightarrow \text{STR}(\text{inst}[2], \text{inst}[3])$
□	$\text{inst}[1] = \text{"op"}$	$\rightarrow \text{OP}(\text{inst}[2], \text{inst}[3], \text{inst}[4], \text{inst}[5])$
□	$\text{inst}[1] = \text{"hcall"}$	$\rightarrow \text{HCALL}$
□	$\text{inst}[1] = \text{"lret"}$	$\rightarrow \text{LRET}$
□	OTHER	$\rightarrow \text{Assert}(\text{FALSE}, \langle \text{"Unknown instruction"}, \text{inst}[1] \rangle)$

### MODULE *CPU*

*CPU* model together with its speculative state. The speculative state shares the memory and cache with the normal (committed) one, however, the speculative register bank is separate and not visible to the normally executing instructions.

VARIABLES

<i>regs</i> ,	<i>CPU</i> registers
<i>specregs</i> ,	speculative registers
<i>mode</i> ,	security mode
<i>mem</i> ,	maps addresses to <i>VALUES</i>
<i>cached</i>	maps addresses to cached state

$\text{vars} \triangleq \langle \text{regs}, \text{specregs}, \text{mode}, \text{mem}, \text{cached} \rangle$

$\text{ExecCPU} \triangleq \text{INSTANCE } \text{SimpleCPU}$

$\text{SpecCPU} \triangleq \text{INSTANCE } \text{SimpleCPU} \text{ WITH } \text{regs} \leftarrow \text{specregs}$

$\text{TypeOK} \triangleq$

$$\wedge \text{ExecCPU!TypeOK} \\ \wedge \text{SpecCPU!TypeOK} \\ \wedge \text{specregs} \in [\text{REGS} \rightarrow \text{VALUES}]$$

$\text{Init} \triangleq$

$\wedge mode = MODE$   
 if  $mode = \text{"high"}$ ,  $regs$  contain the low-provided input  
 $\wedge regs \in [REGS \rightarrow VALUES \setminus HADDRS]$   
 $\wedge specregs = regs$   
 Initial memory contains only  $DATA$  or  $Zero$  to reduce the number of  
 initial states  
 $\wedge mem \in [ADDRS \rightarrow DATA \cup \{Zero\}]$   
 Cache empty initially  
 $\wedge cached = [a \in ADDRS \mapsto \text{FALSE}]$

Low/High states and low observation function. The low observation function exposes the cached state

$LowState \triangleq \langle regs, [addr \in LADDRS \mapsto mem[addr]] \rangle$   
 $HighState \triangleq \langle regs, [addr \in HADDRS \mapsto mem[addr]] \rangle$   
 $LowObs \triangleq [addr \in LADDRS \mapsto \langle mem[addr], cached[addr] \rangle]$

Normal execution discards the speculative registers

$Exec(inst) \triangleq ExecCPU!Exec(inst) \wedge specregs' = regs'$

Speculation leaves visible  $CPU$  registers and memory unchanged

$Spec(inst) \triangleq SpecCPU!Exec(inst) \wedge \text{UNCHANGED} \langle regs, mem \rangle$

Confidentiality property is modelled as an observation function identical for two system behaviours

VARIABLES

$regs1, specregs1, mem1, cached1, mode1,$	1st $CPU$ state
$regs2, specregs2, mem2, cached2, mode2,$	2nd $CPU$ state
$cmd$	last instruction (debug)

Logging for easier trace analysis

$LogCmd(c) \triangleq \text{IF } LOG \text{ THEN } cmd' = c \text{ ELSE UNCHANGED } cmd$

Set a register to any address (corresponding to the current mode) or data value. For high security addresses, in addition, ensure that the values at the corresponding address is identical in two execution traces. Note that we don't allow the full range of values while in "high" mode to be able to isolate the speculation side-channels triggered by the "low" mode state ("high" mode input).  $IOW$ , assume that the high security program has been hardened against non-speculative leaks.

$SafeHAddr \triangleq \{a \in HADDRS : mem1[a] = mem2[a]\}$

$HavocInst \triangleq$   
 $\{(\text{"set"}, reg, val) :$   
 $reg \in REGS,$   
 $val \in \text{IF } mode1 = \text{"low"}$   
 $\quad \text{THEN } LADDRS \cup DATA$   
 $\quad \text{ELSE } SafeHAddr\}$

Copy a register value to another register

$MoveInst \triangleq$   
 $\{\langle \text{"mov"}, regt, regm \rangle : regt, regm \in REGS\}$

Set a register to a value loaded from memory  
 $LoadInst \triangleq$   
 $\{\langle \text{"ldr"}, regt, regm \rangle : regt, regm \in REGS\}$

Store a register value to memory  
 $StoreInst \triangleq$   
 $\{\langle \text{"str"}, regt, regm \rangle : regt, regm \in REGS\}$

Compute ( $regm \text{ op } regn$ ) according to the given operation table and store the result in  $regt$   
 $OpInst \triangleq$   
 $\{\langle \text{"op"}, regt, regm, regn, optable \rangle : regt, regm, regn \in REGS,$   
 $optable \in optables\}$

Change of security level instructions. If the initial mode is "high", only model the return to the "low" mode  
 $ExcInst \triangleq$   
 IF  $MODE = \text{"low"}$   
 THEN  $\{\langle \text{"hcall"} \rangle, \langle \text{"lret"} \rangle\}$   
 ELSE  $\{\langle \text{"lret"} \rangle\}$

The union of allowed  $CPU$  instructions under normal execution  
 $ExecInstructions \triangleq$   
 $HavocInst \cup MoveInst \cup ExcInst \cup LoadInst \cup StoreInst$

The union of instructions that can be speculatively executed. Not all set of instructions available to the speculating machine  
 $SpecInstructions \triangleq$   
 $LoadInst \cup OpInst$

Two  $CPU$ s used to model two separate execution traces  
 $CPU1 \triangleq$  INSTANCE  $CPU$  WITH  $regs \leftarrow regs1, specregs \leftarrow specregs1, mode \leftarrow mode1,$   
 $mem \leftarrow mem1, cached \leftarrow cached1$   
 $CPU2 \triangleq$  INSTANCE  $CPU$  WITH  $regs \leftarrow regs2, specregs \leftarrow specregs2, mode \leftarrow mode2,$   
 $mem \leftarrow mem2, cached \leftarrow cached2$

$vars \triangleq \langle CPU1!vars, CPU2!vars \rangle$

$TypeOK \triangleq CPU1!TypeOK \wedge CPU2!TypeOK$

$Init \triangleq$   
 $\wedge CPU1!Init \wedge CPU2!Init$   
 $\wedge CPU1!LowState = CPU2!LowState$   
 $\wedge CPU1!LowObs = CPU2!LowObs$   
 Reduce the initial state space for shorter  $TLC$  checking time  
 $\wedge \forall a \in LADDRS : mem1[a] = Zero$

$$\begin{aligned}
& \wedge \forall a \in HADDRS : mem1[a] = Zero \vee mem1[a] \neq mem2[a] \\
& \text{Debug log} \\
& \wedge cmd = \langle \rangle
\end{aligned}$$

---

Execute the same instruction deterministically on two *CPUs*. A deterministic algorithm (under no speculation) has the same register values in two separate execution traces

$$\begin{aligned}
ExecCPUNext & \triangleq \\
& \exists inst \in ExecInstructions : \\
& \quad \wedge CPU1!Exec(inst) \\
& \quad \wedge CPU2!Exec(inst) \\
& \quad \wedge regs1' = regs2' \\
& \quad \wedge LogCmd(\langle \text{"exec:"} \rangle \circ inst)
\end{aligned}$$

Speculatively execute the same instructions on two *CPUs*. Since the speculative registers are not part of the algorithmic state, they may differ in two separate execution traces

$$\begin{aligned}
SpecCPUNext & \triangleq \\
& \exists inst \in SpecInstructions : \\
& \quad \wedge CPU1!Spec(inst) \\
& \quad \wedge CPU2!Spec(inst) \\
& \quad \wedge LogCmd(\langle \text{"spec:"} \rangle \circ inst)
\end{aligned}$$

The next step consists of either a normally executed instruction or a speculative one

$$\begin{aligned}
Next & \triangleq ExecCPUNext \vee SpecCPUNext \\
Spec & \triangleq Init \wedge \Box[Next]_{\langle vars, cmd \rangle}
\end{aligned}$$

---

The confidentiality property ensures that the low-observable state (low memory data and cached state) is the same in two separate execution traces. In other words, the low security observation is a deterministic function of only the initial register state (input to the high security mode), algorithmic state (deterministic in-memory values) and executed instructions. Any other non-deterministic high security state should not affect the observation function.

$$\begin{aligned}
ConfSideChannels & \triangleq \\
& CPU1!LowObs = CPU2!LowObs
\end{aligned}$$

**THEOREM**  $Spec \Rightarrow \Box(TypeOK \wedge ConfSideChannels)$

---